

# reescale Semiconductor

Technical Data

**RF Power Field Effect Transistor** 

# N-Channel Enhancement-Mode Lateral MOSFET

Designed primarily for large-signal output applications at 2450 MHz. Device is suitable for use in industrial, medical and scientific applications.

 Typical CW Performance at 2450 MHz, V<sub>DD</sub> = 28 Volts, I<sub>DQ</sub> = 1900 mA, P<sub>out</sub> = 190 Watts Power Gain — 13.2 dB Drain Efficiency — 46.2%

 Capable of Handling 10:1 VSWR, @ 28 Vdc, 2340 MHz, 190 Watts CW Output Power

### **Features**


- Characterized with Series Equivalent Large-Signal Impedance Parameters
- · Internally Matched for Ease of Use
- $\bullet~$  Qualified Up to a Maximum of 32  $V_{DD} \, \text{Operation}$
- Integrated ESD Protection
- RoHS Compliant
- In Tape and Reel. R6 Suffix = 150 Units per 56 mm, 13 inch Reel.

Document Number: MRF6P24190H Rev. 3, 2/2009

**√**RoHS

# MRF6P24190HR6

2450 MHz, 190 W, 28 V CW LATERAL N-CHANNEL RF POWER MOSFET



# **Table 1. Maximum Ratings**

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	-0.5, +68	Vdc
Gate-Source Voltage	V <sub>GS</sub>	-0.5, +12	Vdc
Storage Temperature Range	T <sub>stg</sub>	- 65 to +150	°C
Case Operating Temperature	T <sub>C</sub>	150	°C
Operating Junction Temperature (1,2)	TJ	225	°C
CW Operation @ T <sub>C</sub> = 25°C Derate above 25°C	CW	250 1.3	W W/°C

### **Table 2. Thermal Characteristics**

Characteristic	Symbol	Value (2,3)	Unit
Thermal Resistance, Junction to Case Case Temperature 100°C, 160 W CW Case Temperature 83°C, 40 W CW	$R_{ heta JC}$	0.22 0.24	°C/W

- 1. Continuous use at maximum temperature will affect MTTF.
- 2. MTTF calculator available at <a href="http://www.freescale.com/rf">http://www.freescale.com/rf</a>. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.
- 3. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers*. Go to <a href="http://www.freescale.com/rf">http://www.freescale.com/rf</a>. Select Documentation/Application Notes AN1955.





### **Table 3. ESD Protection Characteristics**

Test Methodology	Class	
Human Body Model (per JESD22-A114)	1C (Minimum)	
Machine Model (per EIA/JESD22-A115)  A (Minimum)		
Charge Device Model (per JESD22-C101)	III (Minimum)	

# Table 4. Electrical Characteristics (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Off Characteristics <sup>(1)</sup>	1	1	1	1	
Zero Gate Voltage Drain Leakage Current (V <sub>DS</sub> = 68 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	_		10	μAdc
Zero Gate Voltage Drain Leakage Current (V <sub>DS</sub> = 28 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	_		1	μAdc
Gate-Source Leakage Current (V <sub>GS</sub> = 5 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	_		1	μAdc
On Characteristics	•	•	*	*	*
Gate Threshold Voltage <sup>(1)</sup> (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 200 μAdc)	V <sub>GS(th)</sub>	1	2	3	Vdc
Gate Quiescent Voltage <sup>(3)</sup> (V <sub>DD</sub> = 28 Vdc, I <sub>D</sub> = 1900 mAdc, Measured in Functional Test)	V <sub>GS(Q)</sub>	2	2.8	4	Vdc
Drain-Source On-Voltage (1) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.2 Adc)	V <sub>DS(on)</sub>	0.1	0.21	0.3	Vdc
Oynamic Characteristics <sup>(1,2)</sup>					
Reverse Transfer Capacitance (V <sub>DS</sub> = 28 Vdc ± 30 mV(rms)ac @ 1 MHz, V <sub>GS</sub> = 0 Vdc)	C <sub>rss</sub>	_	1.5		pF

Functional Tests  $^{(3)}$  (In Freescale Test Fixture, 50 ohm system)  $V_{DD} = 28$  Vdc,  $I_{DQ} = 1900$  mA,  $P_{out} = 40$  W Avg., f = 2390 MHz, 2-Carrier W-CDMA, 3.84 MHz Channel Bandwidth Carriers. ACPR measured in 3.84 MHz Channel Bandwidth @  $\pm 5$  MHz Offset. IM3 measured in 3.84 MHz Bandwidth @  $\pm 10$  MHz Offset. Input Signal PAR = 8.5 dB @ 0.01% Probability on CCDF.

Power Gain	G <sub>ps</sub>	13	14	16	dB
Drain Efficiency		22	23.5	_	%
Intermodulation Distortion	IM3	_	-37.5	-35	dBc
Adjacent Channel Power Ratio	ACPR	_	-41	-38	dBc
Input Return Loss	IRL	=	-13	_	dB

- 1. Each side of device measured separately.
- 2. Part internally matched both on input and output.
- 3. Measurement made with device in push-pull configuration.







Figure 1. MRF6P24190HR6 Test Circuit Schematic — 2450 MHz

Table 5. MRF6P24190HR6 Test Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
B1, B2, B3, B4	Ferrite Beads	2508051107Y0	Fair-Rite
C1, C2, C3, C4	5.1 pF, Chip Capacitors	ATC100B5R1CT500XT	ATC
C5, C6, C7, C8	5.6 pF, Chip Capacitors	ATC100B5R6CT500XT	ATC
C9, C13	0.01 μF, 100 V Chip Capacitors	C1825C103J1RAC	Kemet
C10, C14, C17, C22	2.2 μF, 50 V Chip Capacitors	C1825C225J5RAC	Kemet
C11, C15	22 μF, 25 V Tantalum Capacitors	T491D226K025AT	Kemet
C12, C16	47 μF, 16 V Tantalum Capacitors	T491D476K016AT	Kemet
C18, C19, C20, C21, C23, C24, C25, C26	10 μF, 50 V Chip Capacitors	GRM55DR61H106KA88B	Murata
C27, C28	330 μF, 63 V Electrolytic Capacitors	NACZF331M63V	Nippon
R1, R2	240 Ω, 1/4 W Chip Resistors	CRCW12062400FKEA	Vishay





\*Stacked

Figure 2. MRF6P24190HR6 Test Circuit Component Layout — 2450 MHz



# TYPICAL CHARACTERISTICS — 2450 MHz




Figure 3. Power Gain and Drain Efficiency versus CW Output Power




Figure 4. Power Gain and Drain Efficiency versus CW Output Power





Figure 5. Power Gain and Drain Efficiency versus CW Output Power




This above graph displays calculated MTTF in hours when the device is operated at V<sub>DD</sub> = 28 Vdc, P<sub>out</sub> = 190 W CW, and  $\eta_D$  = 46.2%.

MTTF calculator available at http://www.freescale.com/rf. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.

Figure 6. MTTF versus Junction Temperature

MRF6P24190HR6





 $V_{DD}$  = 28 Vdc,  $I_{DQ}$  = 1900 mA,  $P_{out}$  = 190 W CW

f MHz	$Z_{source} \ \Omega$	$oldsymbol{Z_{load}}{\Omega}$
2450	12.72 - j8.48	2.75 - j4.85

 $Z_{source}$  = Test circuit impedance as measured from gate to ground.

 $Z_{load}$  = Test circuit impedance as measured from drain to ground.







Figure 7. Series Equivalent Source and Load Impedance



# **PACKAGE DIMENSIONS**







**CASE 375D-05 ISSUE E** NI-1230

- NOTES:
  1. INTERPRET DIMENSIONS AND TOLERANCES
  PER ASME Y14.5M-1994.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION H IS MEASURED 0.030 (0.762) AWAY
  FROM PACKAGE BODY.
  4. RECOMMENDED BOLT CENTER DIMENSION OF
  1.52 (38.61) BASED ON M3 SCREW.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	1.615	1.625	41.02	41.28
В	0.395	0.405	10.03	10.29
С	0.150	0.200	3.81	5.08
D	0.455	0.465	11.56	11.81
Е	0.062	0.066	1.57	1.68
F	0.004	0.007	0.10	0.18
G	1.400	BSC	35.56	BSC
Н	0.082	0.090	2.08	2.29
K	0.117	0.137	2.97	3.48
L	0.540	BSC	13.72	BSC
M	1.219	1.241	30.96	31.52
N	1.218	1.242	30.94	31.55
Q	0.120	0.130	3.05	3.30
R	0.355	0.365	9.01	9.27
S	0.365	0.375	9.27	9.53
aaa	0.013 REF		0.33	REF
bbb	0.010 REF		0.25	REF
				DEE

ccc

- STYLE 1:
  PIN 1. DRAIN
  2. DRAIN
  3. GATE
  4. GATE
  5. SOURCE



# PRODUCT DOCUMENTATION

Refer to the following documents to aid your design process.

# **Application Notes**

• AN1955: Thermal Measurement Methodology of RF Power Amplifiers

# **Engineering Bulletins**

• EB212: Using Data Sheet Impedances for RF LDMOS Devices

### **REVISION HISTORY**

The following table summarizes revisions to this document.

Revision	Date	Description
0	Dec. 2006	Initial Release of Data Sheet
1	Mar. 2007	Removed Lower Thermal Resistance and Low Gold Plating bullets from Features section as functionality is standard, p. 1
		Added maximum CW operation limitation and derating values to the Maximum Rating table to prevent a 200°C+ hot wire operating condition, p. 1
		• Corrected V <sub>DS</sub> to V <sub>DD</sub> in the RF test condition voltage callout for V <sub>GS(Q)</sub> , On Characteristics table, p. 2
		Added frequency to title of schematic, component part layout and typical characteristic curves, p. 3-5
		Added Fig. 6, MTTF versus Junction Temperature graph, p. 5
2	Apr. 2008	Operating Junction Temperature increased from 200°C to 225°C in Maximum Ratings table and related "Continuous use at maximum temperature will affect MTTF" footnote added, p. 1
		Updated PCB information to show more specific material details, Fig. 1, Test Circuit Schematic, p. 3
		Updated Part Numbers in Table 5, Component Designations and Values, to latest RoHS compliant part numbers, p. 3
3	Feb. 2009	Modified data sheet to reflect RF Test Reduction described in Product and Process Change Notification number, PCN13232, p. 2



### How to Reach Us:

**Home Page:** 

www.freescale.com

Web Support:

http://www.freescale.com/support

**USA/Europe or Locations Not Listed:** 

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

### Japan

Freescale Semiconductor Japan Ltd. Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com


### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale <sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006-2009. All rights reserved.



Rev. 3, 2/2009

