

LPC1111/12/13/14

32-bit ARM Cortex-M0 microcontroller; up to 32 kB flash and 8 kB SRAM

Rev. 00.11 — 13 November 2009

Objective data sheet

1. General description

The LPC1111/12/13/14 are a ARM Cortex-M0 based, low-cost 32-bit MCU family, designed for 8/16-bit microcontroller applications, offering performance, low power, simple instruction set and memory addressing together with reduced code size compared to existing 8/16-bit architectures.

The LPC1111/12/13/14 operate at CPU frequencies of up to 50 MHz.

The peripheral complement of the LPC1111/12/13/14 includes up to 32 kB of flash memory, up to 8 kB of data memory, one Fast-mode Plus I²C-bus interface, one RS-485/EIA-485 UART, up to two SPI interfaces with SSP features, four general purpose timers, a 10-bit ADC, and up to 42 general purpose I/O pins.

2. Features

- ARM Cortex-M0 processor, running at frequencies of up to 50 MHz.
- ARM Cortex-M0 built-in Nested Vectored Interrupt Controller (NVIC).
- 32 kB (LPC1114), 24 kB (LPC1113), 16 kB (LPC1112), or 8 kB (LPC1111) on-chip flash programming memory.
- 8 kB, 4 kB, or 2 kB SRAM.
- In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software.
- Serial interfaces:
 - UART with fractional baud rate generation, internal FIFO, and RS-485 support.
 - Two SPI controllers with SSP features and with FIFO and multi-protocol capabilities (second SPI on LQFP48 and PLCC44 packages only).
 - ◆ I²C-bus interface supporting full I²C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode.
- Other peripherals:
 - ◆ Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.
 - Four general purpose timers/counters with a total of four capture inputs and 13 match outputs.
 - Programmable WatchDog Timer (WDT).
 - System tick timer.
- Serial Wire Debug.
- High-current output driver (20 mA) on one pin.
- High-current sink drivers (20 mA) on two I²C-bus pins in Fast-mode Plus.



2 of 53

- Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.
- Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.
- Single 3.3 V power supply (1.8 V to 3.6 V).
- 10-bit ADC with input multiplexing among 8 pins.
- GPIO pins can be used as edge and level sensitive interrupt sources.
- Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, and the Watchdog clock.
- Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 13 of the functional pins.
- Brownout detect with four separate thresholds for interrupt and one threshold for forced reset.
- Power-On Reset (POR).
- Crystal oscillator with an operating range of 1 MHz to 25 MHz.
- 12 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.
- PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the main oscillator, the internal RC oscillator, or the watchdog oscillator.
- Available as 48-pin LQFP package, 33-pin HVQFN package, and 44-pin PLCC package.

Applications

- eMetering
- Lighting
- Industrial networking
- Alarm systems
- White goods

Ordering information

Table 1. **Ordering information**

Objective data sheet

Type number	Package		
	Name	Description	Version
LPC1111FHN33/101	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a
LPC1111FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a
LPC1112FHN33/101	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a
LPC1112FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a
LPC1113FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a
LPC1113FHN33/301	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a

Table 1. Ordering information ...continued

	ormationconti	LPC1111/12/	13/14
Type number	Package		
	Name	Description	Version
LPC1114FHN33/201	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a
LPC1114FHN33/301	HVQFN33	HVQFN: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 x 7 x 0.85 mm	n/a
LPC1113FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm	sot313-2
LPC1114FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm	sot313-2
LPC1114FA44/301	PLCC44	PLCC44; plastic leaded chip carrier; 44 leads	sot187-2


4.1 Ordering options

Table 2. **Ordering options**

Type number	Flash	Total SRAM	UART RS-485	I ² C/ Fast+	SPI	ADC channels	Package
LPC1111							
LPC1111FHN33/101	8 kB	2 kB	1	1	1	8	HVQFN33
LPC1111FHN33/201	8 kB	4 kB	1	1	1	8	HVQFN33
LPC1112							
LPC1112FHN33/101	16 kB	2 kB	1	1	1	8	HVQFN33
LPC1112FHN33/201	16 kB	4 kB	1	1	1	8	HVQFN33
LPC1113							
LPC1113FHN33/201	24 kB	4 kB	1	1	1	8	HVQFN33
LPC1113FHN33/301	24 kB	8 kB	1	1	1	8	HVQFN33
LPC1113FBD48/301	24 kB	8 kB	1	1	2	8	LQFP48
LPC1114							
LPC1114FHN33/201	32 kB	4 kB	1	1	1	8	HVQFN33
LPC1114FHN33/301	32 kB	8 kB	1	1	1	8	HVQFN33
LPC1114FBD48/301	32 kB	8 kB	1	1	2	8	LQFP48
LPC1114FA44/301	32 kB	8 kB	1	1	2	8	PLCC44



5. Block diagram





LPC1111_12_13_14_0 © NXP B.V. 2009. All rights reserved.




Pinning information

6.1 **Pinning**







6.2 Pin description

Table 3. LPC1113/14 pin description table (LQFP48 package)

NXP Semiconduc	etors		LPC1111/12/13/14 LQFP48 package) Description Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.	
			ORAN, ORAN, OR	
6.2	Pin des	scription	Programme Organism Control	
Table 3. LPC1113/14	pin descr	iption table	e (LQFP48 package)	
Symbol	Pin	Туре	Description	
PIO0_0 to PIO0_11		I/O	Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.	
RESET/PIO0_0	3	I	RESET — External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.	
		I/O	PIO0_0 — General purpose digital input/output pin.	
PIO0_1/CLKOUT/ CT32B0_MAT2	4[1]	I/O	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.	
		0	CLKOUT — Clockout pin.	
		0	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.	
PIO0_2/SSEL0/	10 <mark>[1]</mark>	I/O	PIO0_2 — General purpose digital input/output pin.	
CT16B0_CAP0		0	SSEL0 — Slave Select for SPI0.	
		I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.	
PIO0_3	14[1]	I/O	PIO0_3 — General purpose digital input/output pin.	
PIO0_4/SCL	15 <mark>[2]</mark>	I/O	PIO0_4 — General purpose digital input/output pin.	
		I/O	SCL — I ² C-bus clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.	
PIO0_5/SDA	16 ^[2]	16 ^[2]	I/O	PIO0_5 — General purpose digital input/output pin.
		I/O	SDA — I ² C-bus data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.	
PIO0_6/SCK0	22[1]	I/O	PIO0_6 — General purpose digital input/output pin.	
		I/O	SCK0 — Serial clock for SPI0.	
PIO0_7/CTS	23[1]	I/O	PIO0_7 — General purpose digital input/output pin (high-current output driver).	
		I	CTS — Clear To Send input for UART.	
PIO0_8/MISO0/ CT16B0_MAT0	27 <mark>[1]</mark>	I/O	PIO0_8 — General purpose digital input/output pin.	
CTTODO_IVIATO		I/O	MISO0 — Master In Slave Out for SPI0.	
DIOC ON COLO	0.0[4]	0	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.	
PIO0_9/MOSI0/ CT16B0_MAT1	28 <mark>[1]</mark>	1/0	PIO0_9 — General purpose digital input/output pin.	
- · <u></u>		1/0	MOSI0 — Master Out Slave In for SPI0.	
SWCLK/BIOG 40/	29 <mark>[1]</mark>	0	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.	
SWCLK/PIO0_10/ SCK0/CT16B0_MAT2	∠9 <u>∟1</u>	I I/O	SWCLK — Serial wire clock and test clock TCK for JTAG interface. PIO0_10 — General purpose digital input/output pin.	
_		I/O	SCK0 — Serial clock for SPI0.	
		0	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.	
TDI/PIO0_11/	32 <mark>[3]</mark>	ı	TDI — Test Data In for JTAG interface.	
AD0/CT32B0_MAT3	<u> </u>	I/O	PIO0_11 — General purpose digital input/output pin.	
		<u>" </u>	AD0 — A/D converter, input 0.	
		0	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.	
		-	Transfer Super Stor OF St. Miller O.	

LPC1113/14 pin description table (LQFP48 package) ... continued Table 3.

MS/PIO1_0 to PIO1_11	LPC1111/12/13/14 FP48 package)continued cription 1 — Port 1 is a 12-bit I/O port with individual direction and function rols for each bit. The operation of port 1 pins depends on the function cted through the IOCONFIG register block. 5 — Test Mode Select for JTAG interface. 1_0 — General purpose digital input/output pin. — A/D converter, input 1. 2B1_CAP0 — Capture input 0 for 32-bit timer 1. 0 — Test Data Out for JTAG interface. 1_1 — General purpose digital input/output pin.
Note	rols for each bit. The operation of port 1 pins depends on the function cted through the IOCONFIG register block. 6 — Test Mode Select for JTAG interface. 1_0 — General purpose digital input/output pin. — A/D converter, input 1. 2B1_CAP0 — Capture input 0 for 32-bit timer 1. 0 — Test Data Out for JTAG interface.
MS/PIO1_0 to PIO1_11	rols for each bit. The operation of port 1 pins depends on the function cted through the IOCONFIG register block. 6 — Test Mode Select for JTAG interface. 1_0 — General purpose digital input/output pin. — A/D converter, input 1. 2B1_CAP0 — Capture input 0 for 32-bit timer 1. 0 — Test Data Out for JTAG interface.
Cont Selection Selection	rols for each bit. The operation of port 1 pins depends on the function cted through the IOCONFIG register block. 6 — Test Mode Select for JTAG interface. 1_0 — General purpose digital input/output pin. — A/D converter, input 1. 2B1_CAP0 — Capture input 0 for 32-bit timer 1. 0 — Test Data Out for JTAG interface.
D1/CT32B1_CAP0	1_0 — General purpose digital input/output pin. — A/D converter, input 1. 2B1_CAP0 — Capture input 0 for 32-bit timer 1. 0 — Test Data Out for JTAG interface.
DO/PIO1_1/ 34[3] O TDC	— A/D converter, input 1. 2B1_CAP0 — Capture input 0 for 32-bit timer 1. D — Test Data Out for JTAG interface.
DO/PIO1_1/ 34[3] O TDC	2B1_CAP0 — Capture input 0 for 32-bit timer 1. D — Test Data Out for JTAG interface.
DO/PIO1_1/ 34 ^[3] O TDC	— Test Data Out for JTAG interface.
DO/CTOOD4 MATO	
.D2/CT32B1_MAT0 I/O PIO	1_1 — General purpose digital input/output pin.
l AD2	2 — A/D converter, input 2.
О СТЗ	2B1_MAT0 — Match output 0 for 32-bit timer 1.
RST/PIO1_2/ 35 ^[3] I TRS	T — Test Reset for JTAG interface.
D3/CT32B1_MAT1 I/O PIO	1_2 — General purpose digital input/output pin.
I AD3	3 — A/D converter, input 3.
О СТЗ	2B1_MAT1 — Match output 1 for 32-bit timer 1.
	DIO — Serial wire debug input/output.
TOODA MATO	1_3 — General purpose digital input/output pin.
	— A/D converter, input 4.
	2B1_MAT2 — Match output 2 for 32-bit timer 1.
	1_4 — General purpose digital input/output pin.
TOODA MATOAMAKEUD	i — A/D converter, input 5.
	2B1_MAT3 — Match output 3 for 32-bit timer 1.
	KEUP — Deep power-down mode wake-up pin.
	1_5 — General purpose digital input/output pin.
T20D0 CAD0	— Request To Send output for UART.
	2B0_CAP0 — Capture input 0 for 32-bit timer 0.
	1_6 — General purpose digital input/output pin.
TOODO MATO	D — Receiver input for UART.
	2B0_MAT0 — Match output 0 for 32-bit timer 0.
	1_7 — General purpose digital input/output pin.
T22D0 MAT4	D — Transmitter output for UART.
O 170	2B0_MAT1 — Match output 1 for 32-bit timer 0.
	•
-	1_8 — General purpose digital input/output pin.
	6B1_CAP0 — Capture input 0 for 16-bit timer 1.
	1_9 — General purpose digital input/output pin.
	6B1_MAT0 — Match output 0 for 16-bit timer 1.
TACDA MATA	1_10 — General purpose digital input/output pin.
1 AD0	6 — A/D converter, input 6.
	6B1_MAT1 — Match output 1 for 16-bit timer 1. 1_11 — General purpose digital input/output pin.

Table 3. LPC1113/14 pin description table (LQFP48 package) ...continued

	tors		LPC1111/12/13/14
			LPC1111/12/13/14 le (LQFP48 package)continued Description Port 2 — Port 2 is a 12-bit I/O port with individual direction and function
able 3. LPC1113/14	pin descr	iption tab	le (LQFP48 package)continued
Symbol	Pin	Туре	Description
PIO2_0 to PIO2_11		I/O	Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block.
PIO2_0/DTR/SSEL1	2[1]	I/O	PIO2_0 — General purpose digital input/output pin.
		0	DTR — Data Terminal Ready output for UART.
		0	SSEL1 — Slave Select for SPI1.
PIO2_1/DSR/SCK1	13 <mark>11</mark>	I/O	PIO2_1 — General purpose digital input/output pin.
		I	DSR — Data Set Ready input for UART.
		I/O	SCK1 — Serial clock for SPI1.
PIO2_2/DCD/MISO1	26 ^[1]	I/O	PIO2_2 — General purpose digital input/output pin.
		I	DCD — Data Carrier Detect input for UART.
		I/O	MISO1 — Master In Slave Out for SPI1.
PIO2_3/RI/MOSI1	38[1]	I/O	PIO2_3 — General purpose digital input/output pin.
		I	RI — Ring Indicator input for UART.
		I/O	MOSI1 — Master Out Slave In for SPI1.
102_4	19[1]	I/O	PIO2_4 — General purpose digital input/output pin.
IO2_5	20[1]	I/O	PIO2_5 — General purpose digital input/output pin.
1O2_6	1[1]	I/O	PIO2_6 — General purpose digital input/output pin.
PIO2_7	11[1]	I/O	PIO2_7 — General purpose digital input/output pin.
PIO2_8	12[1]	I/O	PIO2_8 — General purpose digital input/output pin.
PIO2_9	24[1]	I/O	PIO2_9 — General purpose digital input/output pin.
PIO2_10	25 <u>[1]</u>	I/O	PIO2_10 — General purpose digital input/output pin.
IO2_11/SCK0	31[1]	I/O	PIO2_11 — General purpose digital input/output pin.
	—	I/O	SCK0 — Serial clock for SPI0.
PIO3_0 to PIO3_5		I/O	Port 3 — Port 3 is a 12-bit I/O port with individual direction and function
		", ~	controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_6 to PIO3_11 are not available.
PIO3_0/DTR	36[<u>1]</u>	I/O	PIO3_0 — General purpose digital input/output pin.
		0	DTR — Data Terminal Ready output for UART.
PIO3_1/DSR	37 <mark>[1]</mark>	I/O	PIO3_1 — General purpose digital input/output pin.
		1	DSR — Data Set Ready input for UART.
PIO3_2/DCD	43[1]	I/O	PIO3_2 — General purpose digital input/output pin.
		I	DCD — Data Carrier Detect input for UART.
IO3_3/RI	48 <mark>[1]</mark>	I/O	PIO3_3 — General purpose digital input/output pin.
		I	RI — Ring Indicator input for UART.
PIO3_4	18 <mark>[1]</mark>	I/O	PIO3_4 — General purpose digital input/output pin.
PIO3_5	21[1]	I/O	PIO3_5 — General purpose digital input/output pin.
/ _{DD(IO)}	8 <u>[4]</u>	1	3.3 V input/output supply voltage.
/ _{DD(3V3)}	44 <u>[4]</u>	I	3.3 V supply voltage to the internal regulator and the ADC. Also used as the
			ADC reference voltage.

Table 3. LPC1113/14 pin description table (LQFP48 package) ...continued

NXP Semicond	ductors		LPC1111/12/13/14
Table 3. LPC111:	3/14 nin desc	rintion tab	ele (LQFP48 package)continued
	Pin	Type	Description
Symbol		- 7	
Symbol XTALIN	6 <u>[5]</u>	I	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
		0	

- [1] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis.
- [2] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus.
- 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant.
- Tie together $V_{DD(3V3)}$ and $V_{DD(1O)}$ externally. If separate supplies are used for $V_{DD(3V3)}$ and $V_{DD(1O)}$, ensure that the voltage difference between both supplies is smaller than or equal to 0.5 V.
- When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

Table 4. LPC1114 pin description table (PLCC44 package)

<u> </u>		•	РLСС44 раскаде)
Symbol	Pin	Type	Description
PIO0_0 to PIO0_11		I/O	Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0	7	I	RESET — External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
		I/O	PIO0_0 — General purpose digital input/output pin.
PIO0_1/CLKOUT/ CT32B0_MAT2	8 <u>[1]</u>	I/O	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
		0	CLKOUT — Clockout pin.
		0	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/	14 <mark>11</mark>	I/O	PIO0_2 — General purpose digital input/output pin.
CT16B0_CAP0		0	SSEL0 — Slave Select for SPI0.
		I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	18 <mark>[1]</mark>	I/O	PIO0_3 — General purpose digital input/output pin.
PIO0_4/SCL	19[2]	I/O	PIO0_4 — General purpose digital input/output pin.
		I/O	SCL — I ² C-bus clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_5/SDA	20[2]	I/O	PIO0_5 — General purpose digital input/output pin.
		I/O	SDA — I ² C-bus data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	26 <mark>[1]</mark>	I/O	PIO0_6 — General purpose digital input/output pin.
		I/O	SCK0 — Serial clock for SPI0.
PIO0_7/CTS	27 <mark>[1]</mark>	I/O	PIO0_7 — General purpose digital input/output pin (high-current output driver).
		1	CTS — Clear To Send input for UART.
PIO0_8/MISO0/	31 <mark>11</mark>	I/O	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0		I/O	MISO0 — Master In Slave Out for SPI0.
		0	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.

Table 4. LPC1114 pin description table (PLCC44 package) ... continued

XP Semiconducto			LPC1111/12/13/14
			RALL RALL
<u>.</u>			PLCC44 package)continued
ymbol	Pin	Туре	Description
PIO0_9/MOSI0/ CT16B0_MAT1	32[1]	I/O	PIO0_9 — General purpose digital input/output pin.
		I/O	MOSI0 — Master Out Slave In for SPI0.
		0	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
/CLK/PIO0_10/ K0/CT16B0_MAT2	33[1]	<u> </u>	SWCLK — Serial wire clock and test clock TCK for JTAG interface.
(0/01/000_W/(12		I/O	PIO0_10 — General purpose digital input/output pin.
		I/O	SCK0 — Serial clock for SPI0.
	[0]	0	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
/PIO0_11/)/CT32B0_MAT3	36[<u>3]</u>	1	TDI — Test Data In for JTAG interface.
" O 10200_IVIA10		I/O	PIO0_11 — General purpose digital input/output pin.
		<u> </u>	AD0 — A/D converter, input 0.
		0	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
1_0 to PIO1_11		I/O	Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.
S/PIO1_0/	37 ^[3]	I	TMS — Test Mode Select for JTAG interface.
CT32B1_CAP0		I/O	PIO1_0 — General purpose digital input/output pin.
		I	AD1 — A/D converter, input 1.
		I	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
/PIO1_1/	38[3]	0	TDO — Test Data Out for JTAG interface.
2/CT32B1_MAT0		I/O	PIO1_1 — General purpose digital input/output pin.
		I	AD2 — A/D converter, input 2.
		0	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
<u></u>	39[3]	I	TRST — Test Reset for JTAG interface.
/CT32B1_MAT1		I/O	PIO1_2 — General purpose digital input/output pin.
		Ī	AD3 — A/D converter, input 3.
		0	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
DIO/PIO1_3/AD4/	41[3]	I/O	SWDIO — Serial wire debug input/output.
B1_MAT2		I/O	PIO1_3 — General purpose digital input/output pin.
		1	AD4 — A/D converter, input 4.
		0	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
_4/AD5/	42 <mark>[3]</mark>	I/O	PIO1_4 — General purpose digital input/output pin.
B1_MAT3/WAKEUP		I	AD5 — A/D converter, input 5.
		0	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.
		I	WAKEUP — Deep power-down mode wake-up pin.
_5/RTS/	2[1]	I/O	PIO1_5 — General purpose digital input/output pin.
32B0_CAP0		0	RTS — Request To Send output for UART.
		<u>-</u> I	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
1_6/RXD/	3[1]	I/O	PIO1_6 — General purpose digital input/output pin.
2B0_MAT0		<u>" - </u>	RXD — Receiver input for UART.
		0	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
		J	U 132BU_MATU — Maton output U for 32-bit tiffer U.

Table 4. LPC1114 pin description table (PLCC44 package) ... continued

	ors		LPC1111/12/13/14
			PLCC44 package)continued
ble 4. LPC1114 pin	descripti	ion table (PLCC44 package)continued
ymbol	Pin	Туре	Description
IO1_7/TXD/	4 <u>[1]</u>	I/O	PIO1_7 — General purpose digital input/output pin.
T32B0_MAT1		0	TXD — Transmitter output for UART.
		0	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO1_8/CT16B1_CAP0 1	13 <mark>[1]</mark>	I/O	PIO1_8 — General purpose digital input/output pin.
		I	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.
O1_9/CT16B1_MAT0	21 <mark>11</mark>	I/O	PIO1_9 — General purpose digital input/output pin.
		0	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.
O1_10/AD6/	34 <mark>[3]</mark>	I/O	PIO1_10 — General purpose digital input/output pin.
CT16B1_MAT1		I	AD6 — A/D converter, input 6.
		0	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.
O1_11/AD7	44 <mark>[3]</mark>	I/O	PIO1_11 — General purpose digital input/output pin.
		1	AD7 — A/D converter, input 7.
O2_0 to PIO2_11		I/O	Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block.
PIO2_0/DTR/SSEL1 6 ^{[1}	6 <mark>[1]</mark>	I/O	PIO2_0 — General purpose digital input/output pin.
		0	DTR — Data Terminal Ready output for UART.
		0	SSEL1 — Slave Select for SPI1.
D2_1/DSR/SCK1	17[1]	I/O	PIO2_1 — General purpose digital input/output pin.
		I	DSR — Data Set Ready input for UART.
		I/O	SCK1 — Serial clock for SPI1.
D2_2/DCD/MISO1	30[1]	I/O	PIO2_2 — General purpose digital input/output pin.
		I	DCD — Data Carrier Detect input for UART.
		I/O	MISO1 — Master In Slave Out for SPI1.
D2_3/RI/MOSI1	40[1]	I/O	PIO2_3 — General purpose digital input/output pin.
		I	RI — Ring Indicator input for UART.
		I/O	MOSI1 — Master Out Slave In for SPI1.
D2_4	23[1]	I/O	PIO2_4 — General purpose digital input/output pin.
)2_5	24[1]	I/O	PIO2_5 — General purpose digital input/output pin.
D2_6	5 <mark>[1]</mark>	I/O	PIO2_6 — General purpose digital input/output pin.
D2_7	15 <mark>[1]</mark>	I/O	PIO2_7 — General purpose digital input/output pin.
	16 <mark>[1]</mark>	I/O	PIO2_8 — General purpose digital input/output pin.
 D2_9	28[1]	I/O	PIO2_9 — General purpose digital input/output pin.
02_10	29 <mark>[1]</mark>	I/O	PIO2_10 — General purpose digital input/output pin.
D2_11/SCK0	35 <mark>[1]</mark>	I/O	PIO2_11 — General purpose digital input/output pin.
-		I/O	SCK0 — Serial clock for SPI0.
O3_0 to PIO3_5		I/O	Port 3 — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0 to PIO3_3 and PIO3_6 to PIO3_11 are not available.
lO3_4	22[1]	I/O	PIO3_4 — General purpose digital input/output pin.
O3_5	25 <mark>[1]</mark>	I/O	PIO3_5 — General purpose digital input/output pin.

Table 4. LPC1114 pin description table (PLCC44 package) ... continued

NXP Semicon	ıductors		LPC1111/12/13/14
		on table (PLCC44 package)continued
Symbol	Pin	Type	Description
$V_{DD(IO)}$	12 <mark>4</mark>	I	3.3 V input/output supply voltage.
V _{DD(3V3)}	1[4]	I	3.3 V supply voltage to the internal regulator and the ADC. Also used as the ADC reference voltage.
V _{SSIO}	9	1	Ground.
XTALIN	10 ^[5]	I	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	11 <u>^[5]</u>	0	Output from the oscillator amplifier.
V _{SS}	43	I	Ground.

- [1] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis.
- [2] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus.
- 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant.
- Tie together $V_{DD(3V3)}$ and $V_{DD(1O)}$ externally. If separate supplies are used for $V_{DD(3V3)}$ and $V_{DD(1O)}$, ensure that the voltage difference between both supplies is smaller than or equal to 0.5 V.
- When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

LPC1111/12/13/14 pin description table (HVQFN33 package) Table 5.

NXP Semiconduct			LPC1111/12/13/14 In table (HVQFN33 package) Description Port 0 — Port 0 is a 12-bit I/O port with individual direction and function
			n table (HVQFN33 package)
Symbol	Pin	Туре	Description
PIO0_0 to PIO0_11		I/O	Port 0 — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.
RESET/PIO0_0 2	2	I	RESET — External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
		I/O	PIO0_0 — General purpose digital input/output pin.
PIO0_1/CLKOUT/ CT32B0_MAT2	3[1]	I/O	PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler.
		0	CLKOUT — Clock out pin.
		0	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/ CT16B0_CAP0	8 <u>[1]</u>	I/O	PIO0_2 — General purpose digital input/output pin.
		0	SSEL0 — Slave select for SPI0.
		I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.
PIO0_3	9 <u>[1]</u>	I/O	PIO0_3 — General purpose digital input/output pin.
PIO0_4/SCL 10[2]	10[2]	I/O	PIO0_4 — General purpose digital input/output pin.
	I/O	SCL — I ² C-bus clock input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.	
PIO0_5/SDA	11 <u>[2]</u>	I/O	PIO0_5 — General purpose digital input/output pin.
		I/O	SDA — I ² C-bus data input/output. High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register.
PIO0_6/SCK0	15 <mark>11</mark>	I/O	PIO0_6 — General purpose digital input/output pin.
		I/O	SCK0 — Serial clock for SPI0.
PIO0_7/CTS	16 ^[1]	I/O	PIOO_7 — General purpose digital input/output pin (high-current output driver).
		I	CTS — Clear To Send input for UART.
PIO0_8/MISO0/	17 <mark>[1]</mark>	I/O	PIO0_8 — General purpose digital input/output pin.
CT16B0_MAT0		I/O	MISO0 — Master In Slave Out for SPI0.
		0	CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
PIO0_9/MOSI0/	18 <mark>[1]</mark>	I/O	PIO0_9 — General purpose digital input/output pin.
CT16B0_MAT1		I/O	MOSI0 — Master Out Slave In for SPI0.
		0	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
SWCLK/PIO0_10/SCK0/	19 <mark>[1]</mark>	I	SWCLK — Serial wire clock and test clock TCK for JTAG interface.
CT16B0_MAT2		I/O	PIO0_10 — General purpose digital input/output pin.
		I/O	SCK0 — Serial clock for SPI0.
		0	CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
TDI/PIO0_11/AD0/	21[3]	1	TDI — Test Data In for JTAG interface.
CT32B0_MAT3		I/O	PIO0_11 — General purpose digital input/output pin.
		I	AD0 — A/D converter, input 0.
		0	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
PIO1_0 to PIO1_11		I/O	Port 1 — Port 1 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.

LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued Table 5.

NXP Semiconducto			LPC1111/12/13/14 In table (HVQFN33 package)continued
			n table (HVQFN33 package)continued
Symbol	Pin	Type	Description
TMS/PIO1_0/AD1/ CT32B1_CAP0	22 <mark>[3]</mark>	1	TMS — Test Mode Select for JTAG interface.
CT32BT_CAFU		I/O	PIO1_0 — General purpose digital input/output pin.
		<u>l</u>	AD1 — A/D converter, input 1.
		<u> </u>	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
TDO/PIO1_1/AD2/	23 <mark>[3]</mark>	0	TDO — Test Data Out for JTAG interface.
CT32B1_MAT0		I/O	PIO1_1 — General purpose digital input/output pin.
		l	AD2 — A/D converter, input 2.
- <u></u> -		0	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
TRST/PIO1_2/AD3/	24 <mark>[3]</mark>	1	TRST — Test Reset for JTAG interface.
CT32B1_MAT1		I/O	PIO1_2 — General purpose digital input/output pin.
		I	AD3 — A/D converter, input 3.
		0	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
SWDIO/PIO1_3/AD4/	25 <mark>[3]</mark>	I/O	SWDIO — Serial wire debug input/output.
CT32B1_MAT2		I/O	PIO1_3 — General purpose digital input/output pin.
		I	AD4 — A/D converter, input 4.
		0	CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
PIO1_4/AD5/	26 <mark>[3]</mark>	I/O	PIO1_4 — General purpose digital input/output pin.
CT32B1_MAT3/WAKEUP		I	AD5 — A/D converter, input 5.
		0	CT32B1_MAT3 — Match output 3 for 32-bit timer 1.
		I	WAKEUP — Deep power-down mode wake-up pin.
PIO1_5/RTS/	30 <mark>[1]</mark>	I/O	PIO1_5 — General purpose digital input/output pin.
CT32B0_CAP0		0	RTS — Request To Send output for UART.
		I	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.
PIO1_6/RXD/	31 <mark>1</mark> 1	I/O	PIO1_6 — General purpose digital input/output pin.
CT32B0_MAT0		I	RXD — Receiver input for UART.
		0	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
PIO1_7/TXD/	32 <mark>[1]</mark>	I/O	PIO1_7 — General purpose digital input/output pin.
CT32B0_MAT1		0	TXD — Transmitter output for UART.
		0	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO1_8/CT16B1_CAP0	7 <u>[1]</u>	I/O	PIO1_8 — General purpose digital input/output pin.
		Ī	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.
PIO1_9/CT16B1_MAT0	12 <mark>[1]</mark>	I/O	PIO1_9 — General purpose digital input/output pin.
		0	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.
PIO1_10/AD6/	20[3]	I/O	PIO1_10 — General purpose digital input/output pin.
CT16B1_MAT1		1	AD6 — A/D converter, input 6.
		0	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.
PIO1_11/AD7	27 <mark>[3]</mark>	I/O	PIO1_11 — General purpose digital input/output pin.
_		<u> </u>	AD7 — A/D converter, input 7.
PIO2_0		I/O	Port 2 — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block. Pins PIO2_1 to PIO2_11 are not available.

Table 5. LPC1111/12/13/14 pin description table (HVQFN33 package) ...continued

NXP Semicondu	ctors		LPC1111/12/13/14
Table 5. LPC1111/1	2/13/14 pin	descriptio	on table (HVQFN33 package)continued
Symbol	Pin	Type	Description
PIO2_0/DTR	1[1]	I/O	PIO2_0 — General purpose digital input/output pin.
		0	DTR — Data Terminal Ready output for UART.
PIO3_0 to PIO3_5		I/O	Port 3 — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.
PIO3_2	28[1]	I/O	PIO3_2 — General purpose digital input/output pin.
PIO3_4	13 <mark>[1]</mark>	I/O	PIO3_4 — General purpose digital input/output pin.
PIO3_5	14 <u>[1]</u>	I/O	PIO3_5 — General purpose digital input/output pin.
V _{DD(IO)}	6 <mark>[4]</mark>	I	3.3 V input/output supply voltage.
V _{DD(3V3)}	29 <mark>[4]</mark>	I	3.3 V supply voltage to the internal DC-DC converter and the ADC. Also used as the ADC reference voltage.
XTALIN	4 <u>[5]</u>	I	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	5 <u>[5]</u>	0	Output from the oscillator amplifier.
V _{SS}	33	-	Thermal pad. Connect to ground.

^{[1] 5} V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis.

I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus.

⁵ V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant.

Tie together $V_{DD(3V3)}$ and $V_{DD(IO)}$ externally. If separate supplies are used for $V_{DD(3V3)}$ and $V_{DD(IO)}$, ensure that the voltage difference between both supplies is smaller than or equal to 0.5 V.

When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.



7. Functional description

7.1 ARM Cortex-M0 processor

The ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption.

7.2 On-chip flash program memory

The LPC1111/12/13/14 contain 32 kB (LPC1114), 24 kB (LPC1113), 16 kB (LPC1112), or 8 kB (LPC1111) of on-chip flash memory.


7.3 On-chip SRAM

The LPC1111/12/13/14 contain a total of 8 kB, 4 kB, or 2 kB on-chip static RAM memory.

7.4 Memory map

The LPC1111/12/13/14 incorporates several distinct memory regions, shown in the following figures. Figure 5 shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB peripheral area is 2 megabyte in size, and is divided to allow for up to 128 peripherals. The APB peripheral area is 1 megabyte in size and is divided to allow for up to 64 peripherals. Each peripheral of either type is allocated 16 kilobytes of space. This allows simplifying the address decoding for each peripheral.



7.5 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M0. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

7.5.1 Features

Controls system exceptions and peripheral interrupts.

- In the LPC1111/12/13/14, the NVIC supports 32 vectored interrupts including up to 13
- 8 programmable interrupt priority levels, with hardware priority level masking
- · Relocatable vector table.
- Software interrupt generation.

7.5.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any GPIO pin (total of up to 42 pins) regardless of the selected function, can be programmed to generate an interrupt on a level, or rising edge or falling edge, or both.

7.6 IOCONFIG block

The IOCONFIG block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

7.7 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

LPC1111/12/13/14 use accelerated GPIO functions:

- GPIO registers are a dedicated AHB peripheral and are accessed through the AHB so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Additionally, any GPIO pin (total of up to 42 pins) providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

7.7.1 Features

- Bit level set and clear registers allow a single instruction to set or clear any number of bits in one port.
- · Direction control of individual bits.
- All I/O default to inputs with pull-ups enabled after reset.
- Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG block for each GPIO pin.

7.8 UART

The LPC1111/12/13/14 contains one UART.

Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The UART includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.8.1 Features

- 16 Byte Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Fractional divider for baud rate control and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- Support for modem control.

7.9 SPI serial I/O controller

The LPC1111/12/13/14 contain two SPI controllers on the LQFP48/PLCC44 packages and one SPI controller on the HVQFN33 packages (SPI0). Both SPI controllers support SSP features.

The SPI controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SPI supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.9.1 Features

- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- · 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

7.10 I²C-bus serial I/O controller

The LPC1111/12/13/14 contain one I²C-bus controller.

The I²C-bus is bidirectional for inter-IC control using only two wires: a serial clock line (SCL) and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the

capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.10.1 Features

- The I²C-interface is a standard I²C compliant bus interface with open-drain pins. I²C0 also supports Fast mode plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.
- The I²C-bus controller supports multiple address recognition and a bus monitor mode.

7.11 10-bit ADC

The LPC1111/12/13/14 contains one ADC. It is a single 10-bit successive approximation ADC with eight channels.

7.11.1 Features

- 10-bit successive approximation ADC.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 V to V_{DD(3V3)}.
- 10-bit conversion time \geq 2.44 μ s.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition of input pin or Timer Match signal.
- Individual result registers for each ADC channel to reduce interrupt overhead.

7.12 General purpose external event counters/timers

The LPC1111/12/13/14 includes two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes one capture input to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.12.1 Features

- A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- One capture channel per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- Four match registers per timer that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.

7.13 System tick timer

The ARM Cortex-M0 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a 10 ms interval.

7.14 Watchdog timer

The purpose of the watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, the watchdog will generate a system reset if the user program fails to 'feed' (or reload) the watchdog within a predetermined amount of time.

7.14.1 Features

- Internally resets chip if not periodically reloaded.
- Debug mode.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 32-bit timer with internal prescaler.
- Selectable time period from ($T_{cy(WDCLK)} \times 256 \times 4$) to ($T_{cy(WDCLK)} \times 2^{32} \times 4$) in multiples of $T_{cy(WDCLK)} \times 4$.
- The Watchdog Clock (WDCLK) source can be selected from the Internal RC oscillator (IRC), the Watchdog oscillator, or the main clock. This gives a wide range of potential timing choices of Watchdog operation under different power reduction conditions. It also provides the ability to run the WDT from an entirely internal source that is not dependent on an external crystal and its associated components and wiring for increased reliability.


7.15 Clocking and power control

7.15.1 Crystal oscillators

The LPC1111/12/13/14 include three independent oscillators. These are the system oscillator, the Internal RC oscillator (IRC), and the Watchdog oscillator. Each oscillator can be used for more than one purpose as required in a particular application.

Following reset, the LPC1111/12/13/14 will operate from the Internal RC oscillator until switched by software. This allows systems to operate without any external crystal and the bootloader code to operate at a known frequency.

See Figure 6 for an overview of the LPC1111/12/13/14 clock generation.



7.15.1.1 Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the PLL and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

Upon power-up or any chip reset, the LPC1111/12/13/14 use the IRC as the clock source. Software may later switch to one of the other available clock sources.

7.15.1.2 System oscillator

The system oscillator can be used as the clock source for the CPU, with or without using the PLL.

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL. The ARM processor clock frequency is referred to as CCLK elsewhere in this document.

7.15.2 System PLL (PLL0)

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is $100~\mu s$.

7.15.3 Clock output

The LPC1111/12/13/14 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

7.15.4 Wake-up process

The LPC1111/12/13/14 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the main oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

7.15.5 Power control

The LPC1111/12/13/14 support a variety of power control features. There are three special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

7.15.5.1 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

7.15.5.2 Deep-sleep mode

In Deep-sleep mode, the chip is in Sleep mode, and in addition analog blocks are shut down for increased power savings. The user can configure the Deep-sleep mode to a large extend, selecting any of the oscillators, any of the PLLs, BOD, the ADC, and the flash to be shut down or remain powered during Deep-sleep mode. The user can also select which of the oscillators and analog blocks will be powered up after the chip exits from Deep-sleep mode.

The GPIO pins (up to 15 pins total) serve as external wake-up pins to a dedicated start logic to wake up the chip from Deep-sleep mode.

The timing of the wake-up process from Deep-sleep mode depends on which blocks are selected to be powered down during deep-sleep.

For lowest power consumption, the clock source should be switched to IRC before entering Deep-sleep mode, all oscillators and PLLs should be turned off during deep-sleep, and the IRC should be selected as clock source when the chip wakes up from deep-sleep. The IRC can be switched on and off glitch-free and provides a clean clock signal after start-up.

If power consumption is not a concern, any of the oscillators and/or PLLs can be left running in Deep-sleep mode to obtain short wake-up times when waking up from deep-sleep.

7.15.5.3 Deep power-down mode

In Deep power-down mode, power is shut off to the entire chip with the exception of the WAKEUP pin. The LPC1111/12/13/14 can wake up from Deep power-down mode via the WAKEUP pin.

7.16 System control

7.16.1 Reset

Reset has four sources on the LPC1111/12/13/14: the RESET pin, the Watchdog reset, power-on reset (POR), and the BrownOut Detection (BOD) circuit. The RESET pin is a Schmitt trigger input pin. Assertion of chip reset by any source, once the operating voltage attains a usable level, starts the IRC and initializes the flash controller.

When the internal Reset is removed, the processor begins executing at address 0, which is initially the Reset vector mapped from the boot block. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

7.16.2 Brownout detection

The LPC1111/12/13/14 includes four levels for monitoring the voltage on the $V_{DD(3V3)}$ pin. If this voltage falls below one of the four selected levels, the BOD asserts an interrupt signal to the NVIC. This signal can be enabled for interrupt in the Interrupt Enable Register in the NVIC in order to cause a CPU interrupt; if not, software can monitor the signal by reading a dedicated status register. An additional threshold level can be selected to cause a forced reset of the chip.

7.16.3 Code security (Code Read Protection - CRP)

This feature of the LPC1111/12/13/14 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the JTAG and ISP can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

There are three levels of Code Read Protection:

- CRP1 disables access to chip via the JTAG and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.
- 2. CRP2 disables access to chip via the JTAG and only allows full flash erase and update using a reduced set of the ISP commands.
- 3. Running an application with level CRP3 selected fully disables any access to chip via the JTAG pins and the ISP. This mode effectively disables ISP override using PIO0_1 pin, too. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via UARTO.

CAUTION



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be disabled. For details see the *LPC11xx user manual*.

7.16.4 APB interface

The APB peripherals are located on one APB bus.

7.16.5 AHBLite

The AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main static RAM, and the Boot ROM.

7.16.6 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs.

7.16.7 Memory mapping control

The Cortex-M0 incorporates a mechanism that allows remapping the interrupt vector table to alternate locations in the memory map. This is controlled via the Vector Table Offset Register contained in the NVIC.

The vector table may be located anywhere within the bottom 1 GB of Cortex-M0 address space. The vector table must be located on a 128 word (512 byte) boundary.

7.17 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M0. Serial wire debug with four breakpoints and two watchpoints is supported.



8. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD(3V3)}$	supply voltage (3.3 V)	core and external rail	1.8	3.6	V
$V_{DD(IO)}$	input/output supply voltage	on pin V _{DDIO}	1.8	3.6	V
Vı	input voltage	5 V tolerant I/O pins; only valid when the V _{DD(IO)} supply voltage is present	<u>[2]</u> –0.5	+5.5	V
I _{DD}	supply current	per supply pin	<u>[3]</u> _	100	mA
I _{SS}	ground current	per ground pin	<u>[3]</u> _	100	mA
I _{latch}	I/O latch-up current	$-(0.5V_{DD(IO)}) < V_I < (1.5V_{DD(IO)});$ $T_j < 125 ^{\circ}\text{C}$	-	100	mA
T _{stg}	storage temperature		<u>[4]</u> –65	+150	°C
T _{j(max)}	maximum junction temperature		-	150	°C
P _{tot(pack)}	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W
V _{esd}	electrostatic discharge voltage	human body model; all pins	<u>[5]</u> –5000	+5000	V

- [1] The following applies to the limiting values:
 - a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
 - b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.
- [2] Including voltage on outputs in 3-state mode.
- [3] The peak current is limited to 25 times the corresponding maximum current.
- [4] Dependent on package type.
- [5] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.

9. Static characteristics

Table 7. Static characteristics

 $T_{amb} = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
/ _{DD(3V3)}	supply voltage (3.3 V)			1.8	3.3	3.6	V
$V_{\mathrm{DD(IO)}}$	input/output supply voltage			1.8	3.3	3.6	V
I _{DD}	supply current	active mode; $V_{DD(3V3)} = 3.3 \text{ V};$ $T_{amb} = 25 ^{\circ}\text{C};$ code					
		while(1){}					
		executed from flash; all peripherals enabled					
		CCLK = 10 MHz		-	<tbd></tbd>	-	mA
		CCLK = 50 MHz		-	<tbd></tbd>	-	mA
		Sleep mode; $V_{DD(3V3)} = 3.3 \text{ V};$ $T_{amb} = 25 ^{\circ}\text{C}$		-	<tbd></tbd>	-	μΑ
		Deep-sleep mode; $V_{DD(3V3)} = 3.3 \text{ V};$ $T_{amb} = 25 ^{\circ}\text{C}$		-	<tbd></tbd>	-	μА
		Deep power-down mode; $V_{DD(3V3)} = 3.3 \text{ V};$ $T_{amb} = 25 \text{ °C}$		-	<tbd></tbd>	-	μА
Standard po	rt pins, RESET						
I _{IL}	LOW-level input current	$V_I = 0 V$; on-chip pull-up resistor disabled		-	-	3	μΑ
I _{IH}	HIGH-level input current	$V_I = V_{DD(IO)}$; on-chip pull-down resistor disabled		-	-	3	μΑ
l _{OZ}	OFF-state output current	$V_O = 0 \text{ V}; V_O = V_{DD(IO)};$ on-chip pull-up/down resistors disabled		-	-	3	μΑ
V _I	input voltage	pin configured to provide a digital function	[2][3][4]	0	-	5.0	V
Vo	output voltage	output active		0	-	$V_{DD(IO)}$	V
V_{IH}	HIGH-level input voltage			2.0	-	-	V
V _{IL}	LOW-level input voltage			-	-	0.8	V
V _{hys}	hysteresis voltage			-	0.4	-	V
V _{OH}	HIGH-level output voltage	$I_{OH} = -4 \text{ mA}$	<u>[5]</u>	V _{DD(IO)} – 0.4	-	-	V
V _{OL}	LOW-level output voltage	I _{OL} = 4 mA	<u>[5]</u>	-	-	0.4	V
I _{OH}	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4 \text{ V}$	[5]	-4	-	-	mA
I _{OL}	LOW-level output current	V _{OL} = 0.4 V	<u>[5]</u>	4	-	-	mA

LPC1111_12_13_14_0 © NXP B.V. 2009. All rights reserved.

Table 7. Static characteristics ...continued

					7/	/12/13	7
						Max	A Op
	atic characteristicscontin to +85 °C, unless otherwise					ORAA	OPAN
Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
OHS	HIGH-level short-circuit output current	$V_{OH} = 0 V$	<u>[6]</u>	-	-	-45	mA
OLS	LOW-level short-circuit output current	$V_{OL} = V_{DD(IO)}$	<u>[6]</u>	-	-	50	mA
pd	pull-down current	V _I = 5 V		10	50	150	μΑ
ou	pull-up current	$V_I = 0 V$		-15	-50	-85	μΑ
		$V_{DD(IO)} < V_I < 5 \text{ V}$		0	0	0	μΑ
ligh-drive or	utput pin (PIO0_7)	. ,					
L		V _I = 0 V; on-chip pull-up resistor disabled		-	-	3	μА
IH	HIGH-level input current	V _I = V _{DD(IO)} ; on-chip pull-down resistor disabled		-	-	3	μА
OZ	OFF-state output current	$V_O = 0 \text{ V}; V_O = V_{DD(IO)};$ on-chip pull-up/down resistors disabled		-	-	3	μΑ
V _I	input voltage	pin configured to provide a digital function	[2][3][4]	0	-	5.0	V
/ ₀	output voltage	output active		0	-	$V_{DD(IO)}$	V
İH	HIGH-level input voltage			2.0	-	-	V
/ _{IL}	LOW-level input voltage			-	-	0.8	V
hys	hysteresis voltage			0.4	-	-	V
ОН	HIGH-level output voltage	$I_{OH} = -4 \text{ mA}$	<u>[5]</u>	V _{DD(IO)} – 0.4	-	-	V
/ _{OL}	LOW-level output voltage	I _{OL} = 4 mA	<u>[5]</u>	-	-	0.4	V
ОН	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4 \text{ V}$	<u>[5]</u>	20	-	-	mA
OL	LOW-level output current	V _{OL} = 0.4 V	<u>[5]</u>	4	-	-	mA
OHS	HIGH-level short-circuit output current	V _{OH} = 0 V		10	50	150	μА
OLS	LOW-level short-circuit output current	$V_{OL} = V_{DD(IO)}$	<u>[6]</u>	-15	–50	- 85	μА
pd	pull-down current	$V_I = 5 V$		0	0	0	μΑ
ou	pull-up current	$V_I = 0 V$		-	-	3	μΑ
		$V_{DD(IO)} < V_I < 5 V$		-	-	3	μΑ
C-bus pins	(PIO0_4 and PIO0_5)						
IH	HIGH-level input voltage			$0.7V_{DD(IO)}$	-	-	V
/ _{IL}	LOW-level input voltage			-	-	$0.3V_{DD(IO)}$	V
/ _{hys}	hysteresis voltage			-	0.5V _{DD(IO)}	-	V
V _{OL}	LOW-level output voltage	I _{OLS} = 20 mA	<u>[5]</u>	-	-	0.4	V

Table 7. Static characteristics ... continued

NXP Sem	iconductors		LI	PC1111	1/1.2/1	3/14
	Static characteristicsconto C to +85 °C, unless otherwise Parameter		Min	Typ[1]	Max	Unit
I _{LI}	input leakage current	$V_I = V_{DD(IO)}$	<u>[7]</u> _	2	4	μA
		$V_I = 5 \text{ V}$	-	10	22	μΑ
Oscillator p	ins					
Oscillator p	crystal input voltage		0	1.8	1.95	V


- [1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [2] Including voltage on outputs in 3-state mode.
- [3] $V_{DD(3V3)}$ and $V_{DD(IO)}$ supply voltages must be present.
- [4] 3-state outputs go into 3-state mode when V_{DD(IO)} is grounded.
- Accounts for 100 mV voltage drop in all supply lines.
- Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [7] To V_{SS}.

Table 8. **ADC** static characteristics

T_{amb} = -40 °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz, V_{DD(3V3)} = 2.5 V to 3.6 V.

arrib				, 55(000)			
Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
V_{IA}	analog input voltage			0	-	$V_{DD(3V3)}$	V
C _{ia}	analog input capacitance			-	-	1	pF
E _D	differential linearity error		[2][3][4]	-	± 1	-	LSB
E _{L(adj)}	integral non-linearity		[2][5]	-	± 1.5	-	LSB
E _O	offset error		[2][6]	-	± 2.5	-	LSB
E _G	gain error		[2][7]	-	0.5	-	%
E _T	absolute error		[2][8]	-	± 3	-	LSB

- [1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [2] Conditions: $V_{SS} = 0 \text{ V}$, $V_{DD(3V3)} = 3.3 \text{ V}$.
- The ADC is monotonic, there are no missing codes. [3]
- The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 7.
- The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 7.
- The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 7.
- [7] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 7.
- The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 7.



- (1) Example of an actual transfer curve.
- (2) The ideal transfer curve.
- (3) Differential linearity error (E_D).
- (4) Integral non-linearity $(E_{L(adj)})$.
- (5) Center of a step of the actual transfer curve.

Fig 7. ADC characteristics


9.1 BOD static characteristics

Table 9. BOD static characteristics[1]

tors			LP	C1111	Max	13/14
BOD st	atic character	istics			700	Opp
Table 9. $T_{amb} = 25$	BOD static chara	cteristics[1]			77,	TOPAN.
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{th}	threshold voltage	interrupt level 0				
		assertion	-	1.69	-	V
		de-assertion	-	1.84	-	V
		interrupt level 1				
		assertion	-	2.29	-	V
		de-assertion	-	2.44	-	V
		interrupt level 2				
		assertion	-	2.59	-	V
		de-assertion	-	2.74	-	V
		interrupt level 3				
		assertion	-	2.87	-	V
		de-assertion	-	2.98	-	V
		reset level 0				
		assertion	-	1.49	-	V
		de-assertion	-	1.64	-	V

^[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see LPC11xx user manual.


9.2 Power consumption



Conditions: T_{amb} = 25 °C; active mode entered executing code from flash; core voltage 3.3 V; all peripherals enabled but not configured to run.


Fig 8. Supply current at different core frequencies in active mode

LPC1111_12_13_14_0 © NXP B.V. 2009. All rights reserved.



Conditions: $T_{amb} = 25$ °C; active mode entered executing code from flash; all peripherals enabled but not configured to run.


Fig 9. Supply current at different core voltages in active mode




Conditions: active mode entered executing code from flash; core voltage $3.3\ V$; all peripherals enabled but not configured to run.

Fig 10. Supply current at different temperatures in active mode

9.3 Electrical pin characteristics










Fig 13. Typical LOW-level output I_{OL} current versus LOW-level output V_{OL}




Fig 14. Typical HIGH-level output I_{OH} current versus HIGH-level output voltage V_{OH}




Fig 15. Typical pull-up current I_{pu} versus input voltage V_i




Fig 16. Typical pull-down current I_{pd} versus input voltage V_i



10. Dynamic characteristics

10.1 Flash memory

Table 10. Flash characteristics

 $T_{amb} = -40$ °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
N_{endu}	endurance		10000	-	-	cycles
t _{ret}	retention time	powered	10	-	-	years
		unpowered	20	-	-	years

^[1] Number of program/erase cycles.

10.2 External clock


Table 11. Dynamic characteristic: external clock

 $T_{amb} = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}; V_{DD(3V3)} \text{ over specified ranges.}$

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
f _{osc}	oscillator frequency		1	-	25	MHz
T _{cy(clk)}	clock cycle time		40	-	1000	ns
t_{CHCX}	clock HIGH time		$T_{\text{cy(clk)}} \times 0.4$	-	-	ns
t_{CLCX}	clock LOW time		$T_{\text{cy(clk)}} \times 0.4$	-	-	ns
t _{CLCH}	clock rise time		-	-	5	ns
t _{CHCL}	clock fall time		-	-	5	ns

^[1] Parameters are valid over operating temperature range unless otherwise specified.

^[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.





10.3 Internal oscillators

Table 12. Dynamic characteristic: internal oscillators

NXP Sem	iconductors		LP	C1111	/12/1	3/14
	10.3 Internal oscillators			*AAA	RANDRO	AKT ORAKT
	Dynamic characteristic: internal oscille \mathbb{C} to +85 \mathbb{C} ; $V_{DD(3V3)}$ over specified range				7/.	ORANDRA
^	Parameter	Conditions	Min	Typ[2]	Max	Unit
Symbol			11.88		12.12	1.0





Fig 18. Internal RC oscillator frequency vs. temperature



LPC1111_12_13_14_0 © NXP B.V. 2009. All rights reserved




10.4 I2C-bus

Table 13. Dynamic characteristic: I²C-bus pins (Fast-mode Plus)

NXP Sem	iconductors		LF	PC1111	/12/1	3/14	OPAA,
	10.4 I ² C-bus Dynamic characteristic: I ² C-bus p C to +85 °C; V _{DD(3V3)} = V _{DD(1O)} = 3.			***	ORAL DRA	PART DRAKT	ALT DRAK
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	, 0
f _{SCL}	SCL clock frequency		-	-	1	MHz	TA
t _f	fall time		-	-	45	ns	Op
							- ~

- Parameters are valid over operating temperature range unless otherwise specified.
- Main clock frequency 10 MHz; system clock divider AHBCLKDIV = 0x1; I²C-bus interface configured in master mode.
- Bus capacitance C_b = 550 pF; external pull-up resistance of 103 Ω .





10.5 SPI interfaces

Table 14. Dynamic characteristics of SPI pins in SPI mode


NXP Ser	niconductors			L	PC1	111/12/13	3/14
Table 14.	10.5 SPI interfa		l mode			ORAN DRAN	DRAM DRAM
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
T _{cy(PCLK)}	PCLK cycle time			13.9	-	-	ns 🗽
T _{cy(clk)}	clock cycle time		<u>[1]</u>	27.8	-	-	ns
	(in SPI mode)						
t _{DS}	data set-up time	in SPI mode	[2]	15	-	T _{cy(clk)}	ns
t _{DH}	data hold time	in SPI mode	[2]	-	-	0	ns
$t_{v(Q)}$	data output valid time	in SPI mode	[2]	-	-	10	ns
t _{h(Q)}	data output hold time	in SPI mode	[2]	-	-	0	ns
SPI slave (in SPI mode)						
t _{DS}	data set-up time	in SPI mode	[3][4]	0	-	-	ns
t _{DH}	data hold time	in SPI mode	[3][4]	$3 \times T_{cy(PCLK)} + 4$	-	-	ns
$t_{V(Q)}$	data output valid time	in SPI mode	[3][4]	-	-	$3 \times T_{cy(PCLK)} + 11$	ns
t _{h(Q)}	data output hold time	in SPI mode	[3][4]	-	-	2 × T _{cy(PCLK)} + 5	ns

^[1] $T_{cy(clk)} = (SSPCLKDIV \times (1 + SCR) \times CPSDVSR) / f_{main}$. The clock cycle time derived from the SPI bit rate $T_{cy(clk)}$ is a function of the main clock frequency f_{main}, the SPI peripheral clock divider (SSPCLKDIV), the SPI SCR parameter (specified in the SSP0CR0 register), and the SPI CPSDVSR parameter (specified in the SPI clock prescale register).


^[2] $T_{amb} = -40$ °C to 85 °C; $V_{DD(3V3)} = 2.0$ V to 3.6 V; $V_{DD(IO)} = 2.0$ V to 3.6 V.

^[3] $T_{cy(clk)} = 12 \times T_{cy(PCLK)}$.

^[4] $T_{amb} = 25 \, ^{\circ}C; V_{DD(3V3)} = 3.3 \, V; V_{DD(IO)} = 3.3 \, V.$




LPC1111_12_13_14_0 © NXP B.V. 2009. All rights reserved.



11. Application information

11.1 XTAL input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with $C_i = 100$ pF. To limit the input voltage to the specified range, choose an additional capacitor to ground C_g which attenuates the input voltage by a factor $C_i/(C_i + C_g)$. In slave mode, a minimum of 200 mV(RMS) is needed.




11.2 XTAL Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{x1} , C_{x2} , and C_{x3} in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plain. Loops must be made as small as possible in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of C_{x1} and C_{x2} should be chosen smaller accordingly to the increase in parasitics of the PCB layout.

11.3 Standard I/O pad configuration

<u>Figure 24</u> shows the possible pin modes for standard I/O pins. The pull-up and pull-down resistors (R_{pu} and R_{pd}) can be enabled or disabled. The default value for each standard port pin is input with R_{pu} enabled. For details on pin modes and hysteresis control, see the *LPC11xx user manual*.


LPC1111_12_13_14_0 © NXP B.V. 2009. All rights reserved



12. Package outline

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	H _D	HE	L	Lp	v	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	1.6	0.20 0.05	1.45 1.35	0.25	0.27 0.17	0.18 0.12	7.1 6.9	7.1 6.9	0.5	9.15 8.85	9.15 8.85	1	0.75 0.45	0.2	0.12	0.1	0.95 0.55	0.95 0.55	7° 0°


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT313-2	136E05	MS-026			00-01-19 03-02-25

Fig 25. Package outline SOT313-2 (LQFP48)

LPC1111_12_13_14_0 © NXP B.V. 2009. All rights reserved

PLCC44: plastic leaded chip carrier; 44 leads



UNIT	A	A ₁ min.	A ₃	A ₄ max.	bp	b ₁	D ⁽¹⁾	E ⁽¹⁾	е	e _D	еE	Н _D	HE	k	L _p	v	w	у	Z _D ⁽¹⁾ max.		β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66		16.66 16.51	1.27		16.00 14.99				1.44 1.02	0.18	0.18	0.1	2.16	2.16	45°
inches	0.180 0.165	0.02	0.01	0.12				0.656 0.650		0.63 0.59		0.695 0.685					0.007	0.004	0.085	0.085	'-

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT187-2	112E10	MS-018	EDR-7319		99-12-27 01-11-14

Fig 26. Package outline PLCC44

LPC1111_12_13_14_0 © NXP B.V. 2009. All rights reserved.




Fig 27. Package outline (HVQFN33)

LPC1111_12_13_14_0 © NXP B.V. 2009. All rights reserved



13. Abbreviations

Table 15. Abbreviations

Tubic To: 745	STO VILLIONS	7
Acronym	Description	
ADC	Analog-to-Digital Converter	7
AHB	Advanced High-performance Bus	
AMBA	Advanced Microcontroller Bus Architecture	
APB	Advanced Peripheral Bus	
BOD	BrownOut Detection	
ETM	Embedded Trace Macrocell	
GPIO	General Purpose Input/Output	
PLL	Phase-Locked Loop	
SPI	Serial Peripheral Interface	
SSI	Serial Synchronous Interface	
TTL	Transistor-Transistor Logic	
UART	Universal Asynchronous Receiver/Transmitter	



14. Revision history

Table 16. Revision history

Table 10. Revision mistory	•			'A^
Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC1111_12_13_14_0.11	<tbd></tbd>	Objective data sheet	-	LPC1111_12_13_0.09
Modifications:	 Part LPC11 	14 added.		
	 Parts LPC1 	111/101, LPC1112/101 adde	ed.	
	 Flash and \$ 	SRAM configuration change	d (see <u>Table 2</u>).	
LPC1111_12_13_0.09	<tbd></tbd>	Objective data sheet	-	LPC1111_13_0.06
Modifications:	 Part LPC11 	12 added.		
	 PLCC44 pa 	ackage added.		
LPC1111_13_0.06	<tbd></tbd>	Objective data sheet	-	LPC1111_13_0.05
Modifications:	SWO removed	from pin description		
LPC1111_13_0.05	<tbd></tbd>	Objective data sheet	-	LPC1111_13_0.04
Modifications:	Editorial update	S.		
LPC1111_13_0.04	<tbd></tbd>	Objective data sheet	-	LPC11xx_0.03
Modifications:	SPI1 interface a	added for LQFP48 packages	S.	
LPC11xx_0.03	<tbd></tbd>	Objective data sheet	-	-



15. Legal information

16. Data sheet status

NXP Semiconduc	ctors	LPC1111/12/13/14
15. Legal infor	mation	TOPACTOR OF THE OR OF THE
16. Data sheet		DRALL
Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com

16.1 **Definitions**

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Disclaimers 16.2

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

16.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

LPC1111 12 13 14 0 © NXP B.V. 2009. All rights reserved

18. Contents

NXP Semiconductors			LPC1111/12/13/14
18. 0	Contents		LPC13/11/3/2/13/14
1	General description	7.16.2	Brownout detection
2	Features	7.16.3	Code security (Code Read Protection - CRP) 27
3	Applications 2	7.16.4 7.16.5	APB interface 27 AHBLite 27
4	Ordering information	7.16.5	External interrupt inputs
4.1	Ordering options	7.16.7	Memory mapping control
5	Block diagram 4	7.10.7	Emulation and debugging 28
6	Pinning information 5	8	Limiting values
6.1	Pinning	_	
6.2	Pin description 8	9	Static characteristics
7	Functional description	9.1 9.2	BOD static characteristics
7.1	ARM Cortex-M0 processor	9.2	Power consumption
7.2	On-chip flash program memory		
7.3	On-chip SRAM	10 10.1	Dynamic characteristics
7.4	Memory map	10.1	Flash memory
7.5	Nested Vectored Interrupt Controller (NVIC) . 19	10.2	Internal oscillators 40
7.5.1	Features	10.3	I ² C-bus
7.5.2	Interrupt sources	10.5	SPI interfaces
7.6	IOCONFIG block 20	11	Application information 45
7.7	Fast general purpose parallel I/O 20	11.1	XTAL input
7.7.1	Features	11.2	XTAL Printed Circuit Board (PCB) layout
7.8 7.8.1	UART		guidelines
7.6.1 7.9	Features 21 SPI serial I/O controller 21	11.3	Standard I/O pad configuration 45
7.9 7.9.1	Features	12	Package outline
7.10	I ² C-bus serial I/O controller	13	Abbreviations 50
7.10.1	Features	14	Revision history 51
7.11	10-bit ADC	15	Legal information
7.11.1	Features	16	Data sheet status
7.12	General purpose external event	16.1	Definitions
	counters/timers22	16.2	Disclaimers
7.12.1	Features	16.3	Trademarks
7.13	System tick timer	17	Contact information 52
7.14	Watchdog timer	18	Contents
7.14.1 7.15	Features	10	Oomenia
7.15.1	Crystal oscillators		
7.15.1			
7.15.1.2			
7.15.2	System PLL (PLL0)		
7.15.3	Clock output		
7.15.4	Wake-up process		
7.15.5	Power control		
7.15.5.	•		
7.15.5.2			
7.15.5.3			
7.16	System control		



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com