

Sup/IRBuck™

USER GUIDE FOR IR3812 EVALUATION BOARD

DESCRIPTION

The IR3812 is a synchronous buck converter, providing a compact, high performance and flexible solution in a small 5mmx6mm Power QFN package.

Key features offered by IR3812 include tracking capability for memory application, programmable soft-start ramp, precision 0.6V reference voltage, thermal protection, fixed 600kHz switching frequency requiring no external component, input under-voltage lockout for proper start-up, and pre-bias start-up.

An output over-current protection function is implemented by sensing the voltage developed across the on-resistance of the synchronous rectifier MOSFET for optimum cost and performance.

This user guide contains the schematic and bill of materials for the IR3812 evaluation board. The guide describes operation and use of the evaluation board itself. Detailed application information for IR3812 is available in the IR3812 data sheet.

BOARD FEATURES

- $V_{in} = +12V$ (13.2V Max)
- Tracking Input
- $V_{out} = 0.75V @ 0- 4A$ $V_p:0.6V$
- $L = 1.0\mu H$
- $C_{in} = 3 \times 10\mu F$ (ceramic 1206)
- $C_{out} = 4 \times 22\mu F$ (ceramic 0805)

CONNECTIONS and OPERATING INSTRUCTIONS

A well regulated +12V input supply should be connected to VIN+ and VIN-. A maximum 4A load should be connected to VOUT+ and VOUT-. The connection diagram is shown in Fig. 1 and inputs and outputs of the board are listed in Table I.

IR3812 has two input supplies, one for biasing (Vcc) and the other as input voltage (Vin). These inputs are connected on the board with a zero ohm resistor (R15). Vcc input cannot be connected unless R15 is removed. Vcc input should be a well regulated 5V-12V supply and it would be connected to Vcc+ and Vcc-.

Vp pin is connected to the internal reference (Vref) via R14 as the default configuration. External input can be applied to Vp. For tracking applications, R14 should be removed, R17 should be inserted, and the external tracking source should be applied between Vp_Ext and Agnd. The value of R17 and R28 can be selected to provide the desired ratio between the output voltage and the tracking input. For proper operation of IR3811, the voltage at Vp pin should be kept between 0.2V to 1.0V.

Table I. Connections

Connection	Signal Name
VIN+	V _{in} (+12V)
VIN-	Ground of V _{in}
Vcc+	Optional Vcc input
Vcc-	Ground for optional Vcc input
VOUT-	Ground of V _{out}
VOUT+	V _{out} (+1.8V)
Vp_Ext	Optional Tracking input
Agnd	Analog (Signal) Ground

LAYOUT

The PCB is a 4-layer board. All of layers are 2 Oz. copper. The IR3812 SupIRBuck and all of the passive components are mounted on the top side of the board.

Power supply decoupling capacitors, the charge-pump capacitor and feedback components are located close to IR3812. The feedback resistors are connected to the output voltage at the point of regulation and are located close to the SupIRBuck.

To improve efficiency, the circuit board is designed to minimize the length of the on-board power ground current path.

Connection Diagram




Fig. 1: Connection diagram of IR3812 evaluation board




Fig. 2: Board layout, top overlay




Fig. 3: Board layout, bottom overlay (rear view)




Fig. 4: Board layout, mid-layer I





Fig. 5: Board layout, mid-layer II



Single point of connection between Power
 Ground and Signal ("analog") Ground

Fig. 6: Schematic of the IR3812 evaluation board

Bill of Materials

Item	Quantity	Designator	Value	Description	Size	Manufacturer	Mfr. Part Number
1	3	C2 C3 C4	10uF	Ceramic, 16V, X7R, 10%	1206	Panasonic	ECJ-3YX1C106K
2	5	C7 C10 C12 C14 C25	0.1uF	Ceramic, 50V, X7R, 10%	0603	Panasonic	ECJ-1VB1H104K
3	1	C27	0.01uF	Ceramic, 16V, X7R, 10%	0603	Panasonic	ECJ-1VB1C103K
4	1	C8	180pF	Ceramic, 50V, NPO, 5%	0603	Murata	GRM1885C1H181JA01
5	1	C11	22pF	Ceramic, 50V, NPO, 5%	0603	Murata	GRM1885C1H220JA01
6	1	C13	1uF	Ceramic, 16V, X5R, 10%	0603	Panasonic	ECJ-1VB1C105K
7	4	C15 C16 C17 C18	22uF	Ceramic, 6.3V, X5R, 20%	0805	Panasonic	ECJ-2FB0J226M
8	1	C24	1000pF	Ceramic, 50V, NPO, 5%	0603	Murata	GRM1885C1H102JA01
9	1	C26	1800pF	Ceramic, 50V, NPO, 5%	0603	Murata	GRM1885C1H182JA01
10	1	D1	BAT54S	Diode Schottky ,40V, 200mA	SOT-23	Fairchild	BAT54S
11	1	L1	1.0uH	SMT Inductor, 2.3mOhm, 20%	11.5x 10mm	Delta	MPL105-1R0
12	1	R1	11.0K	Thick film, 1/10W, 1%	0603	Vishey/Dale	CRCW060311K0FKEA
13	1	R3	205K	Thick film, 1/10W, 1%	0603	Vishey/Dale	CRCW0603205KFKEA
14	1	R2	51.1K	Thick film, 1/10W, 1%	0603	Vishey/Dale	CRCW060351K1FKEA
15	1	R4	3.92K	Thick film, 1/10W, 1%	0603	Vishey/Dale	CRCW06033K92FKEA
16	1	R6	20	Thick film, 1/10W, 1%	0603	Vishey/Dale	CRCW060320R0FKEA
17	3	R9 R14 R15	0	Thick film, 1/10W, 1%	0603	Vishey/Dale	CRCW06030000Z0EA
18	1	R12	7.87K	Thick film, 1/10W, 1%	0603	Vishey/Dale	CRCW06037K87FKEA
19	1	U1	IR3812	600kHz, 4A, SupIRBuck Module	5x6mm	International Rectifier	IR3812
20	2	-	-	Banana Jack, Insulated Solder Terminal, Black	-	Johnson Components	105-0853-001
21	1	-	-	Banana Jack- Insulated Solder Terminal, Red	-	Johnson Components	105-0852-001
22	1	-	-	Banana Jack- Insulated Solder Terminal, Green	-	Johnson Components	105-0854-001

TYPICAL OPERATING WAVEFORMS

$V_{in}=V_{cc}=12.0V$, $V_p=0-0.6V$, $V_o=0.75V$, $I_o=0-4A$, Room Temperature, No Air Flow




Fig. 7: Start up at 4A Load, $V_p: 0-0.6V$
 $Ch_1: V_{in}$, $Ch_2: V_p$, $Ch_3: V_{out}$, $Ch_4: V_{SS}$




Fig. 8: Tracking Operation $V_p: 0-0.6V$, 4A Load
 $Ch_1: V_{in}$, $Ch_2: V_p$, $Ch_3: V_{out}$, $Ch_4: V_{SS}$




Fig. 9: Pre-Bias Start up, 0A Load, $V_p: 0.6V$
 $Ch_1: V_{in}$, $Ch_2: V_{SS}$, $Ch_3: V_{out}$




Fig. 10: Output Voltage Ripple, 4A load,
 $V_p: 0.6V$, $Ch_1: V_{out}$, $Ch_4: I_{out}$




Fig. 11: Inductor node at 4A load, $V_p: 0.6V$
 $Ch_2: L_X$, $Ch_4: I_{out}$




Fig. 12: Short (Hiccup) Recovery, $V_p: 0.6V$
 $Ch_2: V_{SS}$, $Ch_3: V_{out}$

TYPICAL OPERATING WAVEFORMS

$V_{in}=V_{cc}=12V$, $V_o=0.75V$, $I_o=2A-4A$, Room Temperature, No Air Flow






Fig. 13: Transient Response, 2A to 4A step

$Ch_3: V_{out}$, $Ch_4: I_{out}$

TYPICAL OPERATING WAVEFORMS

Vin=Vcc=12V, Vo=0.75V, Io=4A, Room Temperature, No Air Flow




Fig. 14: Bode Plot at 4A load shows a bandwidth of 40kHz and phase margin of 48 degrees

TYPICAL OPERATING WAVEFORMS

Vin=12V, Vo=0.75V, Io=0- 4A, Room Temperature, No Air Flow




Fig.15: Efficiency versus load current




Fig.16: Power loss versus load current

THERMAL IMAGES

$V_{in}=V_{cc}=12V$, $V_o=0.75V$, $I_o=4A$, Room Temperature, No Air Flow





Fig. 17: Thermal Image at 4A load
Test point 1 is the IR3812

PCB Metal and Components Placement

The lead lands (the 11 IC pins) width should be equal to the nominal part lead width. The minimum lead to lead spacing should be $\geq 0.2\text{mm}$ to minimize shorting.

Lead land length should be equal to the maximum part lead length + 0.3 mm outboard extension. The outboard extension ensures a large and inspectable toe fillet.

The pad lands (the 4 big pads other than the 11 IC pins) length and width should be equal to maximum part pad length and width. However, the minimum metal to metal spacing should be no less than 0.17mm for 2 oz. Copper; no less than 0.1mm for 1 oz. Copper and no less than 0.23mm for 3 oz. Copper.



All Dimensions in mm


-  PCB Copper
-  Component pad
-  Soldermask

Solder Resist

It is recommended that the lead lands are Non Solder Mask Defined (NSMD). The solder resist should be pulled away from the metal lead lands by a minimum of 0.025mm to ensure NSMD pads.

The land pad should be Solder Mask Defined (SMD), with a minimum overlap of the solder resist onto the copper of 0.05mm to accommodate solder resist mis-alignment.

Ensure that the solder resist in between the lead lands and the pad land is $\geq 0.15\text{mm}$ due to the high aspect ratio of the solder resist strip separating the lead lands from the pad land.




All Dimensions in mm




-  PCB Copper
-  PCB Solder Resist

Stencil Design

- The Stencil apertures for the lead lands should be approximately 80% of the area of the lead lads. Reducing the amount of solder deposited will minimize the occurrences of lead shorts. If too much solder is deposited on the center pad the part will float and the lead lands will be open.
- The maximum length and width of the land pad stencil aperture should be equal to the solder resist opening minus an annular 0.2mm pull back to decrease the incidence of shorting the center land to the lead lands when the part is pushed into the solder paste.



Stencil Aperture
 All Dimensions in mm



UNLESS OTHERWISE SPECIFIED
 DIMENSIONS ARE IN MILLIMETERS

DECIMAL ANGULAR
 X.X ± ±1°
 X.XX ± 0.10
 X.XXX ± 0.050